**AMENDMENTS TO THE CLAIMS** 

This listing of claims will replace all prior versions and listings of claims in the

application:

**LISTING OF CLAIMS** 

1. (currently amended) A controller chip comprising:

an engine operative to manage a memory, the engine including an interface; and

a storage element coupled to the engine, the storage element being accessible by

a central processing unit (CPU) through the engine, wherein the engine receives commands

from the CPU via the interface, and manages the storage element via the interface and writes

the commands into the memory and wherein the engine incorporates the storage element as

part of the memory.

2. (original) The controller chip of claim 1 wherein the storage element comprises a first

in first out (FIFO) buffer.

3. (original) The controller chip of claim 2 in which the FIFO buffer comprises a circular

FIFO buffer.

4. (original) The controller chip of claim 2 in which the FIFO buffer comprises a double

buffer.

5. (original) The controller chip of claim 2 in which the FIFO buffer comprises a triple

buffer.

NVID-P000140

Examiner: Kim, H.

Serial No.: 09/454,941

Group Art Unit: 2182

3

6. (original) The controller chip of claim 3 wherein the effective size of the FIFO buffer

as viewed by the CPU can be as large as the memory.

7. (original) The controller chip of claim 2 which includes a checking mechanism for

determining if the FIFO buffer needs to be emptied without utilizing the CPU.

8. (original) The controller chip of claim 7 wherein the checking mechanism comprises:

means for calculating the time required to fill the FIFO buffer;

means for determining if the used memory of the FIFO buffer, is below a

predetermined amount based upon the time required to fill the FIFO buffer; and

means for preventing the FIFO buffer from filling if the used memory in the FIFO

buffer is over the predetermined amount.

9. (original) The controller chip of claim 1 wherein the controller chip comprises a

graphics controller chip.

10. (original) The controller chip of claim 9 wherein the engine comprises a graphics

engine.

11. (currently amended) A system for providing a command stream in a computer

system comprising:

a central processing unit (CPU);

4

a controller coupled to the CPU and including an interface;

a memory coupled to the controller, the memory being managed by the

controller; and

a storage element coupled to the controller, the storage element being accessible

by the CPU through the controller, wherein the controller receives commands from the

CPU via the interface, manages the storage element via the interface and writes the commands

into the memory, and wherein the controller incorporates the storage element as part of the

memory.

12. (original) The system of claim 11 wherein the storage element comprises a first in

first out (FIFO) buffer.

13. (original) The system of claim 12 in which the FIFO buffer comprises a circular

FIFO buffer.

14. (original) The system of claim 12 in which the FIFO buffer comprises a double

buffer.

15. (original) The system of claim 12 in which the FIFO buffer comprises a triple buffer.

16. (original) The system of claim 12 in which the controller comprises a graphics

controller.

17. (original) The system of claim 12 wherein the effective size of the FIFO buffer can be as large as the memory.

18. (original) The system of claim 12 which includes a checking mechanism for determining if the FIFO buffer needs to be emptied without utilizing the CPU.

19. (original) The system of claim 18 wherein the checking mechanism comprises:

means for calculating the time required to fill the FIFO buffer;

means for determining if the FIFO buffer is below a predetermined amount based upon the time required to fill the buffer; and

means for preventing the FIFO buffer from filling if the FIFO buffer is above the predetermined amount.

20. (previously presented) A method for providing a command stream in a computer system, the computer system including a central processing unit (CPU), a controller coupled to the CPU, a memory coupled to the controller, the memory being managed by the controller, the method comprising the steps of:

- (a) providing a storage element within the controller; and
- (b) allowing the storage element to be accessible by the CPU via an interface in the graphics controller, and wherein the controller incorporates the storage element as part of the memory.

21. (original) The method of claim 20 wherein the storage element comprises a FIFO

NVID-P000140 Serial No.: 09/454,941 Examiner: Kim, H. 6 Group Art Unit: 2182

buffer.

22. (original) The method of claim 21 in which the FIFO buffer comprises a circular

FIFO buffer.

23. (original) The method of claim 21 in which the FIFO buffer comprises a double

buffer.

24. (original) The method of claim 21 in which the FIFO buffer comprises a triple buffer.

25. (original) The method of claim 21 in which the memory comprises a graphics

memory.

26. (original) The method of claim 21 wherein the effective size of the FIFO buffer as

viewed by the CPU can be as large as the memory.

27. (original) The method of claim 21 which includes the step of (c) determining if the

FIFO buffer needs to be emptied without utilizing the CPU.

28. (original) The method of claim 27 wherein the determining step (c) further

comprises:

(cl) calculating the time required to fill the FIFO buffer;

(c2) determining if the FIFO buffer is below a predetermined amount based

NVID-P000140 Examiner: Kim, H.

Serial No.: 09/454,941

7

upon the time required to fill the buffer; and

(c3) preventing the FIFO buffer from filling if the FIFO buffer is above the predetermined amount.

 NVID-P000140
 Serial No.: 09/454,941

 Examiner: Kim, H.
 8

 Group Art Unit: 2182